Why Chip Designers Are Rethinking Power Delivery Networks

Failed to add items

Sorry, we are unable to add the item because your shopping cart is already at capacity.

Add to basket failed.

Please try again later

Add to wishlist failed.

Please try again later

Remove from wishlist failed.

Please try again later

Adding to library failed

Please try again

Follow podcast failed

Unfollow podcast failed

Why Chip Designers Are Rethinking Power Delivery Networks

Listen for free

View show details

Episode 52 of The Hardware Podcast dives into the hidden grid inside every chip: the power delivery network, or PDN. Lucas and Luna explore why traditional on-chip power grids are hitting a wall as transistors shrink below 3 nanometers, and how the industry is turning to a radical alternative called 'buried power rails.' Anchored by a real-world example from a recent IEEE paper on Intel's 18A process, they explain how moving power wires to the back of the chip frees up space for data signals and cuts voltage droop by 15 percent. The conversation covers the manufacturing challenges of building trenches in silicon, the trade-off between resistance and capacitance, and why this shift could reshape chip design for the next decade. If you've ever wondered how your smartphone's processor stays stable under full load—or why future chips might look completely different under a microscope—this episode gives you the concrete engineering story behind the transition. #PowerDeliveryNetwork #BuriedPowerRails #ChipDesign #Semiconductors #Intel18A #VoltageDroop #IRDrop #BacksidePowerDelivery #NanometerTransistors #IEESSC #ChipArchitecture #HardwareEngineering #Technology #ElectronicsEngineering #FexingoBusiness #BusinessPodcast #TechPodcast #TheHardwarePodcast Keep every episode free: buymeacoffee.com/fexingo

No reviews yet